Institutions
Publishers
Blog
Meet the Team
Browse Journals
JOURNAL REPORT 2020
2018
|
2019
|
2020
|
2021
International Journal of Reconfigurable Computing
0.63
Current CiteScore
0.63
Current CiteScore
Total articles submitted to this journal each month during 2020.
Total articles published in this journal each month during 2020.
9
Total authors
Total unique authors of published articles in this journal during 2020.
3
Total published articles
Total articles published in this journal during 2020.
122
Days
Average time from submission to acceptance
46
Days
Average time from acceptance to publication
25
Total submitted articles
Total articles submitted to this journal during 2020.
4
Total accepted articles
Total articles accepted for publication in this journal during 2020.
Most Viewed Articles
Article
Views
Software-Defined Radio FPGA Cores: Building Towards a Domain-Specific Language
2,066
From FPGA to support cloud to cloud of FPGA : State of the art
1,732
A New High Performance Digital FM Modulator and Demodulator for Software Defined Radio and Its FPGA Implementation
1,730
Exposing End-to-End Delay in Software-Defined Networking
1,722
Operating System Concepts for Reconfigurable Computing: Review and Survey
1,604
Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL
1,118
FPGA - Based implementation of all digital QPSK carrier recovery loop combining Costas loop and Maximum likelihood frequency estimator
1,105
An FPGA-based quantum computing emulation framework based on serial-parallel architecture
1,014
A Real-Time-Capable Dynamic Partial Reconfiguration System for an Application-Specific Soft-Core Processor
983
FPGA-based Channel Coding Architectures for 5G Wireless using High-level Synthesis
741
Most Viewed Special Issue Articles
Article
Views
A FPGA-based hardware accelerator for CNNs using on-chip memories only: design and benchmarking with Intel Movidius Neural Compute Stick
1,874
vMAGIC - Automatic Code Generation for VHDL
1,063
THE COARSE-GRAINED/FINE-GRAINED LOGIC INTERFACE IN FPGAS WITH EMBEDDED FLOATING-POINT ARITHMETIC UNITS
925
Implementation of Ring Oscillators Based Physical Unclonable Functions with Independent Bits in the Response
733
A Hardware Efficient Random Number Generator for Non-Uniform Distributions with Arbitrary Precision
718
FPGA Interconnect Topologies Exploration
707
Design of a mathematical unit in FPGAs for the implementation of the control of a magnetic levitation system
700
Pipeline FFT Architectures Optimized for FPGAs
672
Dimension Reduction using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer
633
Runtime Scheduling, Allocation and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence
567
Key Indexes
Scopus
View all abstracting and indexing databases for this journal