




International Journal of Reconfigurable Computing



0.63
CURRENT CITESCORE



Total authors




Total published articles



Average time from submission to acceptance



Average time from acceptance to publication



Total submitted articles

Total accepted articles

Most Viewed Articles

| Article | Views |
|--|-------|
| Software-Defined Radio FPGA Cores: Building Towards a Domain-Specific Language | 2,178 |
| Operating System Concepts for Reconfigurable Computing: Review and Survey | 1,331 |
| An FPGA-based quantum computing emulation framework based on serial-parallel architecture | 1,232 |
| A New High Performance Digital FM Modulator and Demodulator for Software Defined Radio and Its FPGA Implementation | 1,175 |
| FPGA-Based Real-Time Moving Target Detection System for Unmanned Aerial Vehicle Application | 916 |
| FPGA - Based implementation of all digital QPSK carrier recovery loop combining Costas loop and Maximum likelihood frequency estimator | 897 |
| FPGA implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method | 814 |
| FPGA-based Channel Coding Architectures for 5G Wireless using High-level Synthesis | 801 |
| Multi-softcore architecture on FPGA | 789 |
| Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL | 666 |

Most Viewed Special Issue Articles

| Article | Views |
|--|-------|
| Pipeline FFT Architectures Optimized for FPGAs | 1,958 |
| THE COARSE-GRAINED/FINE-GRAINED LOGIC INTERFACE IN FPGAS WITH EMBEDDED FLOATING-POINT ARITHMETIC UNITS | 1,931 |
| A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance | 822 |
| Development of a SoC for Digital Television Set Top Box-Architecture and System Integration Issues | 789 |
| Implementation of Ring Oscillators Based Physical Unclonable Functions with Independent Bits in the Response | 717 |
| Design of a mathematical unit in FPGAs for the implementation of the control of a magnetic levitation system | 675 |
| vMAGIC - Automatic Code Generation for VHDL | 669 |



| | |
|--|-----|
| Runtime Scheduling, Allocation and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence | 481 |
| A Hardware Efficient Random Number Generator for Non-Uniform Distributions with Arbitrary Precision | 456 |
| FPGA Interconnect Topologies Exploration | 453 |

Key Indexes

☆ Scopus

[View all abstracting and indexing databases for this journal](#)